b3bdfd5df5
Assign the MDIO pins to the switch node instead of using pin hogging (where pins are assigned to the pin controller). This is the preferred way of assigning pins upstream. This converts amazonse, ar9 and vr9. danube is skipped because the pin controller doesn't define a pinmux for the MDIO pins (some of the SoC pads may be hardwired to the MDIO pins instead of being configurable). Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
156 lines
2.6 KiB
Plaintext
156 lines
2.6 KiB
Plaintext
/dts-v1/;
|
|
|
|
#include "vr9.dtsi"
|
|
|
|
#include <dt-bindings/input/input.h>
|
|
#include <dt-bindings/mips/lantiq_rcu_gphy.h>
|
|
|
|
/ {
|
|
compatible = "alphanetworks,asl56026", "lantiq,xway", "lantiq,vr9";
|
|
model = "BT OpenReach VDSL Modem";
|
|
|
|
chosen {
|
|
bootargs = "console=ttyLTQ0,115200";
|
|
};
|
|
|
|
aliases {
|
|
led-boot = &power_green;
|
|
led-failsafe = &power_red;
|
|
led-running = &power_green;
|
|
led-upgrade = &power_green;
|
|
|
|
led-dsl = &dsl;
|
|
};
|
|
|
|
memory@0 {
|
|
device_type = "memory";
|
|
reg = <0x0 0x2000000>;
|
|
};
|
|
|
|
keys {
|
|
compatible = "gpio-keys-polled";
|
|
poll-interval = <100>;
|
|
|
|
reset {
|
|
label = "reset";
|
|
gpios = <&gpio 40 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_RESTART>;
|
|
};
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
dsl: dsl {
|
|
label = "asl56026:green:dsl";
|
|
gpios = <&gpio 6 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
/* power-* is a bicolour led */
|
|
power_green: power_green {
|
|
label = "asl56026:green:power";
|
|
gpios = <&gpio 17 GPIO_ACTIVE_HIGH>;
|
|
default-state = "keep";
|
|
};
|
|
|
|
power_red: power_red {
|
|
label = "asl56026:red:power";
|
|
gpios = <&gpio 18 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
};
|
|
|
|
gpio_export {
|
|
compatible = "gpio-export";
|
|
#size-cells = <0>;
|
|
|
|
power_led_blink {
|
|
gpio-export,name = "power_led_blink";
|
|
gpio-export,output = <0>;
|
|
gpios = <&gpio 16 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
};
|
|
|
|
ð0 {
|
|
lan: interface@0 {
|
|
compatible = "lantiq,xrx200-pdi";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0>;
|
|
lantiq,switch;
|
|
|
|
ethernet@2 {
|
|
compatible = "lantiq,xrx200-pdi-port";
|
|
reg = <2>;
|
|
phy-mode = "mii";
|
|
phy-handle = <&phy11>;
|
|
};
|
|
|
|
ethernet@3 {
|
|
compatible = "lantiq,xrx200-pdi-port";
|
|
reg = <3>;
|
|
phy-mode = "mii";
|
|
phy-handle = <&phy14>;
|
|
};
|
|
};
|
|
|
|
mdio {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "lantiq,xrx200-mdio";
|
|
|
|
phy11: ethernet-phy@11 {
|
|
reg = <0x11>;
|
|
compatible = "lantiq,phy22f", "ethernet-phy-ieee802.3-c22";
|
|
};
|
|
|
|
phy14: ethernet-phy@14 {
|
|
reg = <0x14>;
|
|
compatible = "lantiq,phy22f", "ethernet-phy-ieee802.3-c22";
|
|
};
|
|
};
|
|
};
|
|
|
|
&gphy0 {
|
|
lantiq,gphy-mode = <GPHY_MODE_FE>;
|
|
};
|
|
|
|
&gphy1 {
|
|
lantiq,gphy-mode = <GPHY_MODE_FE>;
|
|
};
|
|
|
|
&localbus {
|
|
flash@0 {
|
|
compatible = "lantiq,nor";
|
|
bank-width = <2>;
|
|
reg = <0 0x0 0x0800000>;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partition@0 {
|
|
label = "uboot";
|
|
reg = <0x0 0x30000>;
|
|
};
|
|
|
|
partition@30000 {
|
|
label = "uboot_env";
|
|
reg = <0x30000 0x10000>;
|
|
};
|
|
|
|
partition@40000 {
|
|
label = "firmware";
|
|
reg = <0x40000 0x750000>;
|
|
};
|
|
|
|
partition@790000 {
|
|
label = "ddrconfig";
|
|
reg = <0x790000 0x70000>;
|
|
read-only;
|
|
};
|
|
};
|
|
};
|
|
};
|