The node pinctrl0 is already set up in the SOC DTSI files, but defined again as member of pinctrl in most of the device DTS(I) files. This patch removes this redundancy for the entire ramips target. Signed-off-by: Adrian Schmutzler <freifunk@adrianschmutzler.de>
		
			
				
	
	
		
			160 lines
		
	
	
		
			2.1 KiB
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
			
		
		
	
	
			160 lines
		
	
	
		
			2.1 KiB
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
/dts-v1/;
 | 
						|
 | 
						|
#include "mt7620a.dtsi"
 | 
						|
 | 
						|
#include <dt-bindings/gpio/gpio.h>
 | 
						|
#include <dt-bindings/input/input.h>
 | 
						|
 | 
						|
/ {
 | 
						|
	compatible = "glinet,gl-mt750", "ralink,mt7620a-soc";
 | 
						|
	model = "GL-MT750";
 | 
						|
 | 
						|
	aliases {
 | 
						|
		label-mac-device = &wmac;
 | 
						|
	};
 | 
						|
 | 
						|
	chosen {
 | 
						|
		bootargs = "console=ttyS0,115200";
 | 
						|
	};
 | 
						|
 | 
						|
	leds {
 | 
						|
		compatible = "gpio-leds";
 | 
						|
 | 
						|
		wan {
 | 
						|
			label = "gl-mt750:wan";
 | 
						|
			gpios = <&gpio2 0 GPIO_ACTIVE_LOW>;
 | 
						|
		};
 | 
						|
 | 
						|
		lan {
 | 
						|
			label = "gl-mt750:lan";
 | 
						|
			gpios = <&gpio2 1 GPIO_ACTIVE_LOW>;
 | 
						|
		};
 | 
						|
 | 
						|
		wlan {
 | 
						|
			label = "gl-mt750:wlan";
 | 
						|
			gpios = <&gpio3 0 GPIO_ACTIVE_LOW>;
 | 
						|
		};
 | 
						|
	};
 | 
						|
 | 
						|
	keys {
 | 
						|
		compatible = "gpio-keys";
 | 
						|
 | 
						|
		reset {
 | 
						|
			label = "reset";
 | 
						|
			gpios = <&gpio0 13 GPIO_ACTIVE_LOW>;
 | 
						|
			linux,code = <KEY_RESTART>;
 | 
						|
		};
 | 
						|
 | 
						|
		BTN_0 {
 | 
						|
			label = "BTN_0";
 | 
						|
			gpios = <&gpio2 2 GPIO_ACTIVE_LOW>;
 | 
						|
			linux,code = <BTN_0>;
 | 
						|
		};
 | 
						|
 | 
						|
		BTN_1 {
 | 
						|
			label = "BTN_1";
 | 
						|
			gpios = <&gpio2 3 GPIO_ACTIVE_LOW>;
 | 
						|
			linux,code = <BTN_1>;
 | 
						|
		};
 | 
						|
	};
 | 
						|
};
 | 
						|
 | 
						|
&gpio0 {
 | 
						|
	status = "okay";
 | 
						|
};
 | 
						|
 | 
						|
&gpio1 {
 | 
						|
	status = "okay";
 | 
						|
};
 | 
						|
 | 
						|
&gpio2 {
 | 
						|
	status = "okay";
 | 
						|
};
 | 
						|
 | 
						|
&gpio3 {
 | 
						|
	status = "okay";
 | 
						|
};
 | 
						|
 | 
						|
&spi0 {
 | 
						|
	status = "okay";
 | 
						|
 | 
						|
	m25p80@0 {
 | 
						|
		compatible = "jedec,spi-nor";
 | 
						|
		reg = <0>;
 | 
						|
		spi-max-frequency = <10000000>;
 | 
						|
 | 
						|
		partitions {
 | 
						|
			compatible = "fixed-partitions";
 | 
						|
			#address-cells = <1>;
 | 
						|
			#size-cells = <1>;
 | 
						|
 | 
						|
			partition@0 {
 | 
						|
				label = "u-boot";
 | 
						|
				reg = <0x0 0x30000>;
 | 
						|
			};
 | 
						|
 | 
						|
			partition@30000 {
 | 
						|
				label = "u-boot-env";
 | 
						|
				reg = <0x30000 0x10000>;
 | 
						|
				read-only;
 | 
						|
			};
 | 
						|
 | 
						|
			factory: partition@40000 {
 | 
						|
				label = "factory";
 | 
						|
				reg = <0x40000 0x10000>;
 | 
						|
				read-only;
 | 
						|
			};
 | 
						|
 | 
						|
			partition@50000 {
 | 
						|
				compatible = "denx,uimage";
 | 
						|
				label = "firmware";
 | 
						|
				reg = <0x50000 0xf80000>;
 | 
						|
			};
 | 
						|
 | 
						|
			partition@ff0000 {
 | 
						|
				label = "art";
 | 
						|
				reg = <0xff0000 0x10000>;
 | 
						|
			};
 | 
						|
		};
 | 
						|
	};
 | 
						|
};
 | 
						|
 | 
						|
&sdhci {
 | 
						|
	status = "okay";
 | 
						|
};
 | 
						|
 | 
						|
&ehci {
 | 
						|
	status = "okay";
 | 
						|
};
 | 
						|
 | 
						|
&ohci {
 | 
						|
	status = "okay";
 | 
						|
};
 | 
						|
 | 
						|
ðernet {
 | 
						|
	mtd-mac-address = <&factory 0x4000>;
 | 
						|
	mediatek,portmap = "llllw";
 | 
						|
};
 | 
						|
 | 
						|
&wmac {
 | 
						|
	ralink,mtd-eeprom = <&factory 0>;
 | 
						|
};
 | 
						|
 | 
						|
&pcie {
 | 
						|
	status = "okay";
 | 
						|
};
 | 
						|
 | 
						|
&pcie0 {
 | 
						|
	mt76@0,0 {
 | 
						|
		reg = <0x0000 0 0 0 0>;
 | 
						|
		mediatek,mtd-eeprom = <&factory 0x8000>;
 | 
						|
	};
 | 
						|
};
 | 
						|
 | 
						|
&state_default {
 | 
						|
	gpio {
 | 
						|
		ralink,group = "wled","ephy","uartf";
 | 
						|
		ralink,function = "gpio";
 | 
						|
	};
 | 
						|
};
 |