mirror of
				git://git.openwrt.org/openwrt/openwrt.git
				synced 2025-10-31 14:04:26 -04:00 
			
		
		
		
	Build system: x86_64 Build-tested: generic, smp Run-tested: generic/AR-5387un, smp/VR-3032u Signed-off-by: Álvaro Fernández Rojas <noltari@gmail.com>
		
			
				
	
	
		
			106 lines
		
	
	
		
			4.7 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
			
		
		
	
	
			106 lines
		
	
	
		
			4.7 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
| From cad8f63047c0691e8185d3c9c6a2705b83310c9c Mon Sep 17 00:00:00 2001
 | |
| From: Jonas Gorski <jonas.gorski@gmail.com>
 | |
| Date: Mon, 31 Jul 2017 20:10:36 +0200
 | |
| Subject: [PATCH] MIPS: BCM63XX: add clkdev lookups for device tree
 | |
| 
 | |
| ---
 | |
|  arch/mips/bcm63xx/clk.c | 15 +++++++++++++++
 | |
|  1 file changed, 15 insertions(+)
 | |
| 
 | |
| --- a/arch/mips/bcm63xx/clk.c
 | |
| +++ b/arch/mips/bcm63xx/clk.c
 | |
| @@ -501,6 +501,8 @@ static struct clk_lookup bcm3368_clks[]
 | |
|  	CLKDEV_INIT(NULL, "periph", &clk_periph),
 | |
|  	CLKDEV_INIT("bcm63xx_uart.0", "refclk", &clk_periph),
 | |
|  	CLKDEV_INIT("bcm63xx_uart.1", "refclk", &clk_periph),
 | |
| +	CLKDEV_INIT("fff8c100.serial", "refclk", &clk_periph),
 | |
| +	CLKDEV_INIT("fff8c120.serial", "refclk", &clk_periph),
 | |
|  	/* gated clocks */
 | |
|  	CLKDEV_INIT(NULL, "enet0", &clk_enet0),
 | |
|  	CLKDEV_INIT(NULL, "enet1", &clk_enet1),
 | |
| @@ -517,7 +519,9 @@ static struct clk_lookup bcm6318_clks[]
 | |
|  	/* fixed rate clocks */
 | |
|  	CLKDEV_INIT(NULL, "periph", &clk_periph),
 | |
|  	CLKDEV_INIT("bcm63xx_uart.0", "refclk", &clk_periph),
 | |
| +	CLKDEV_INIT("10000100.serial", "refclk", &clk_periph),
 | |
|  	CLKDEV_INIT("bcm63xx-hsspi.0", "pll", &clk_hsspi_pll),
 | |
| +	CLKDEV_INIT("10003000.spi", "pll", &clk_hsspi_pll),
 | |
|  	/* gated clocks */
 | |
|  	CLKDEV_INIT(NULL, "enetsw", &clk_enetsw),
 | |
|  	CLKDEV_INIT(NULL, "usbh", &clk_usbh),
 | |
| @@ -531,7 +535,10 @@ static struct clk_lookup bcm6328_clks[]
 | |
|  	CLKDEV_INIT(NULL, "periph", &clk_periph),
 | |
|  	CLKDEV_INIT("bcm63xx_uart.0", "refclk", &clk_periph),
 | |
|  	CLKDEV_INIT("bcm63xx_uart.1", "refclk", &clk_periph),
 | |
| +	CLKDEV_INIT("10000100.serial", "refclk", &clk_periph),
 | |
| +	CLKDEV_INIT("10000120.serial", "refclk", &clk_periph),
 | |
|  	CLKDEV_INIT("bcm63xx-hsspi.0", "pll", &clk_hsspi_pll),
 | |
| +	CLKDEV_INIT("10001000.spi", "pll", &clk_hsspi_pll),
 | |
|  	/* gated clocks */
 | |
|  	CLKDEV_INIT(NULL, "enetsw", &clk_enetsw),
 | |
|  	CLKDEV_INIT(NULL, "usbh", &clk_usbh),
 | |
| @@ -544,6 +551,7 @@ static struct clk_lookup bcm6338_clks[]
 | |
|  	/* fixed rate clocks */
 | |
|  	CLKDEV_INIT(NULL, "periph", &clk_periph),
 | |
|  	CLKDEV_INIT("bcm63xx_uart.0", "refclk", &clk_periph),
 | |
| +	CLKDEV_INIT("fffe0300.serial", "refclk", &clk_periph),
 | |
|  	/* gated clocks */
 | |
|  	CLKDEV_INIT(NULL, "enet0", &clk_enet0),
 | |
|  	CLKDEV_INIT(NULL, "enet1", &clk_enet1),
 | |
| @@ -558,6 +566,7 @@ static struct clk_lookup bcm6345_clks[]
 | |
|  	/* fixed rate clocks */
 | |
|  	CLKDEV_INIT(NULL, "periph", &clk_periph),
 | |
|  	CLKDEV_INIT("bcm63xx_uart.0", "refclk", &clk_periph),
 | |
| +	CLKDEV_INIT("fffe0300.serial", "refclk", &clk_periph),
 | |
|  	/* gated clocks */
 | |
|  	CLKDEV_INIT(NULL, "enet0", &clk_enet0),
 | |
|  	CLKDEV_INIT(NULL, "enet1", &clk_enet1),
 | |
| @@ -572,6 +581,7 @@ static struct clk_lookup bcm6348_clks[]
 | |
|  	/* fixed rate clocks */
 | |
|  	CLKDEV_INIT(NULL, "periph", &clk_periph),
 | |
|  	CLKDEV_INIT("bcm63xx_uart.0", "refclk", &clk_periph),
 | |
| +	CLKDEV_INIT("fffe0300.serial", "refclk", &clk_periph),
 | |
|  	/* gated clocks */
 | |
|  	CLKDEV_INIT(NULL, "enet0", &clk_enet0),
 | |
|  	CLKDEV_INIT(NULL, "enet1", &clk_enet1),
 | |
| @@ -588,6 +598,8 @@ static struct clk_lookup bcm6358_clks[]
 | |
|  	CLKDEV_INIT(NULL, "periph", &clk_periph),
 | |
|  	CLKDEV_INIT("bcm63xx_uart.0", "refclk", &clk_periph),
 | |
|  	CLKDEV_INIT("bcm63xx_uart.1", "refclk", &clk_periph),
 | |
| +	CLKDEV_INIT("fffe0100.serial", "refclk", &clk_periph),
 | |
| +	CLKDEV_INIT("fffe0120.serial", "refclk", &clk_periph),
 | |
|  	/* gated clocks */
 | |
|  	CLKDEV_INIT(NULL, "enet0", &clk_enet0),
 | |
|  	CLKDEV_INIT(NULL, "enet1", &clk_enet1),
 | |
| @@ -607,7 +619,10 @@ static struct clk_lookup bcm6362_clks[]
 | |
|  	CLKDEV_INIT(NULL, "periph", &clk_periph),
 | |
|  	CLKDEV_INIT("bcm63xx_uart.0", "refclk", &clk_periph),
 | |
|  	CLKDEV_INIT("bcm63xx_uart.1", "refclk", &clk_periph),
 | |
| +	CLKDEV_INIT("10000100.serial", "refclk", &clk_periph),
 | |
| +	CLKDEV_INIT("10000120.serial", "refclk", &clk_periph),
 | |
|  	CLKDEV_INIT("bcm63xx-hsspi.0", "pll", &clk_hsspi_pll),
 | |
| +	CLKDEV_INIT("10001000.spi", "pll", &clk_hsspi_pll),
 | |
|  	/* gated clocks */
 | |
|  	CLKDEV_INIT(NULL, "enetsw", &clk_enetsw),
 | |
|  	CLKDEV_INIT(NULL, "usbh", &clk_usbh),
 | |
| @@ -623,6 +638,8 @@ static struct clk_lookup bcm6368_clks[]
 | |
|  	CLKDEV_INIT(NULL, "periph", &clk_periph),
 | |
|  	CLKDEV_INIT("bcm63xx_uart.0", "refclk", &clk_periph),
 | |
|  	CLKDEV_INIT("bcm63xx_uart.1", "refclk", &clk_periph),
 | |
| +	CLKDEV_INIT("10000100.serial", "refclk", &clk_periph),
 | |
| +	CLKDEV_INIT("10000120.serial", "refclk", &clk_periph),
 | |
|  	/* gated clocks */
 | |
|  	CLKDEV_INIT(NULL, "enetsw", &clk_enetsw),
 | |
|  	CLKDEV_INIT(NULL, "usbh", &clk_usbh),
 | |
| @@ -637,7 +654,10 @@ static struct clk_lookup bcm63268_clks[]
 | |
|  	CLKDEV_INIT(NULL, "periph", &clk_periph),
 | |
|  	CLKDEV_INIT("bcm63xx_uart.0", "refclk", &clk_periph),
 | |
|  	CLKDEV_INIT("bcm63xx_uart.1", "refclk", &clk_periph),
 | |
| +	CLKDEV_INIT("10000180.serial", "refclk", &clk_periph),
 | |
| +	CLKDEV_INIT("100001a0.serial", "refclk", &clk_periph),
 | |
|  	CLKDEV_INIT("bcm63xx-hsspi.0", "pll", &clk_hsspi_pll),
 | |
| +	CLKDEV_INIT("10001000.spi", "pll", &clk_hsspi_pll),
 | |
|  	/* gated clocks */
 | |
|  	CLKDEV_INIT(NULL, "enetsw", &clk_enetsw),
 | |
|  	CLKDEV_INIT(NULL, "usbh", &clk_usbh),
 |