mirror of
				git://git.openwrt.org/openwrt/openwrt.git
				synced 2025-10-31 14:04:26 -04:00 
			
		
		
		
	Changelog: https://cdn.kernel.org/pub/linux/kernel/v6.x/ChangeLog-6.1.57 Manually rebased: generic/pending-6.1/702-net-ethernet-mtk_eth_soc-enable-threaded-NAPI.patch Removed upstreamed: qualcommax/patches-6.1/0134-PCI-qcom-Fixing-broken-pcie-enumeration-for-2_3_3-co.patch[1] All other patches automatically rebased. 1. https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/commit/?h=v6.1.57&id=2dfb5f324d799f4545e17631415aba6d302a8e2b Build system: x86/64 Build-tested: x86/64/AMD Cezanne Run-tested: x86/64/AMD Cezanne Reviewed-by: Robert Marko <robimarko@gmail.com> Signed-off-by: John Audia <therealgraysky@proton.me>
		
			
				
	
	
		
			28 lines
		
	
	
		
			1.1 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
			
		
		
	
	
			28 lines
		
	
	
		
			1.1 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
| From:   Tobias Waldekranz <tobias@waldekranz.com>
 | |
| Subject: [RFC net-next 7/7] net: dsa: mv88e6xxx: Request assisted learning on CPU port
 | |
| Date:   Sat, 16 Jan 2021 02:25:15 +0100
 | |
| Archived-At: <https://lore.kernel.org/netdev/20210116012515.3152-8-tobias@waldekranz.com/>
 | |
| 
 | |
| While the hardware is capable of performing learning on the CPU port,
 | |
| it requires alot of additions to the bridge's forwarding path in order
 | |
| to handle multi-destination traffic correctly.
 | |
| 
 | |
| Until that is in place, opt for the next best thing and let DSA sync
 | |
| the relevant addresses down to the hardware FDB.
 | |
| 
 | |
| Signed-off-by: Tobias Waldekranz <tobias@waldekranz.com>
 | |
| ---
 | |
|  drivers/net/dsa/mv88e6xxx/chip.c | 1 +
 | |
|  1 file changed, 1 insertion(+)
 | |
| 
 | |
| --- a/drivers/net/dsa/mv88e6xxx/chip.c
 | |
| +++ b/drivers/net/dsa/mv88e6xxx/chip.c
 | |
| @@ -7025,6 +7025,7 @@ static int mv88e6xxx_register_switch(str
 | |
|  	ds->ops = &mv88e6xxx_switch_ops;
 | |
|  	ds->ageing_time_min = chip->info->age_time_coeff;
 | |
|  	ds->ageing_time_max = chip->info->age_time_coeff * U8_MAX;
 | |
| +	ds->assisted_learning_on_cpu_port = true;
 | |
|  
 | |
|  	/* Some chips support up to 32, but that requires enabling the
 | |
|  	 * 5-bit port mode, which we do not support. 640k^W16 ought to
 |