mirror of
				git://git.openwrt.org/openwrt/openwrt.git
				synced 2025-11-03 22:44:27 -05:00 
			
		
		
		
	Copy patches from patches-6.1 to patches-6.6. No changes. Signed-off-by: Daniel Golle <daniel@makrotopia.org>
		
			
				
	
	
		
			58 lines
		
	
	
		
			1.8 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
			
		
		
	
	
			58 lines
		
	
	
		
			1.8 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
From 26ced94177b150710d94cf365002a09cc48950e9 Mon Sep 17 00:00:00 2001
 | 
						|
From: Frank Wunderlich <frank-w@public-files.de>
 | 
						|
Date: Wed, 17 Jan 2024 19:41:11 +0100
 | 
						|
Subject: [PATCH] clk: mediatek: add infracfg reset controller for mt7988
 | 
						|
 | 
						|
Infracfg can also operate as reset controller, add support for it.
 | 
						|
 | 
						|
Signed-off-by: Frank Wunderlich <frank-w@public-files.de>
 | 
						|
---
 | 
						|
 drivers/clk/mediatek/clk-mt7988-infracfg.c | 23 ++++++++++++++++++++++
 | 
						|
 1 file changed, 23 insertions(+)
 | 
						|
 | 
						|
--- a/drivers/clk/mediatek/clk-mt7988-infracfg.c
 | 
						|
+++ b/drivers/clk/mediatek/clk-mt7988-infracfg.c
 | 
						|
@@ -14,6 +14,10 @@
 | 
						|
 #include "clk-gate.h"
 | 
						|
 #include "clk-mux.h"
 | 
						|
 #include <dt-bindings/clock/mediatek,mt7988-clk.h>
 | 
						|
+#include <dt-bindings/reset/mediatek,mt7988-resets.h>
 | 
						|
+
 | 
						|
+#define	MT7988_INFRA_RST0_SET_OFFSET	0x70
 | 
						|
+#define	MT7988_INFRA_RST1_SET_OFFSET	0x80
 | 
						|
 
 | 
						|
 static DEFINE_SPINLOCK(mt7988_clk_lock);
 | 
						|
 
 | 
						|
@@ -249,12 +253,31 @@ static const struct mtk_gate infra_clks[
 | 
						|
 	GATE_INFRA3(CLK_INFRA_133M_PCIE_CK_P3, "infra_133m_pcie_ck_p3", "sysaxi_sel", 31),
 | 
						|
 };
 | 
						|
 
 | 
						|
+static u16 infra_rst_ofs[] = {
 | 
						|
+	MT7988_INFRA_RST0_SET_OFFSET,
 | 
						|
+	MT7988_INFRA_RST1_SET_OFFSET,
 | 
						|
+};
 | 
						|
+
 | 
						|
+static u16 infra_idx_map[] = {
 | 
						|
+	[MT7988_INFRA_RST0_PEXTP_MAC_SWRST] = 0 * RST_NR_PER_BANK + 6,
 | 
						|
+	[MT7988_INFRA_RST1_THERM_CTRL_SWRST] = 1 * RST_NR_PER_BANK + 9,
 | 
						|
+};
 | 
						|
+
 | 
						|
+static struct mtk_clk_rst_desc infra_rst_desc = {
 | 
						|
+	.version = MTK_RST_SET_CLR,
 | 
						|
+	.rst_bank_ofs = infra_rst_ofs,
 | 
						|
+	.rst_bank_nr = ARRAY_SIZE(infra_rst_ofs),
 | 
						|
+	.rst_idx_map = infra_idx_map,
 | 
						|
+	.rst_idx_map_nr = ARRAY_SIZE(infra_idx_map),
 | 
						|
+};
 | 
						|
+
 | 
						|
 static const struct mtk_clk_desc infra_desc = {
 | 
						|
 	.clks = infra_clks,
 | 
						|
 	.num_clks = ARRAY_SIZE(infra_clks),
 | 
						|
 	.mux_clks = infra_muxes,
 | 
						|
 	.num_mux_clks = ARRAY_SIZE(infra_muxes),
 | 
						|
 	.clk_lock = &mt7988_clk_lock,
 | 
						|
+	.rst_desc = &infra_rst_desc,
 | 
						|
 };
 | 
						|
 
 | 
						|
 static const struct of_device_id of_match_clk_mt7988_infracfg[] = {
 |