mirror of
				git://git.openwrt.org/openwrt/openwrt.git
				synced 2025-11-03 22:44:27 -05:00 
			
		
		
		
	- two upstreamed patches removed - compile tested all targets using 4.1 - run tested ar71xx Signed-off-by: Roman Yeryomin <roman@advem.lv> Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de> SVN-Revision: 47694
		
			
				
	
	
		
			49 lines
		
	
	
		
			1.4 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
			
		
		
	
	
			49 lines
		
	
	
		
			1.4 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
From e75f8b666c976aff2aa30b967f74df021d800993 Mon Sep 17 00:00:00 2001
 | 
						|
From: "Joe.C" <yingjoe.chen@mediatek.com>
 | 
						|
Date: Fri, 1 May 2015 15:43:30 +0800
 | 
						|
Subject: [PATCH 43/76] ARM: dts: mt8127: enable basic SMP bringup for mt8127
 | 
						|
 | 
						|
Add arch timer node to enable arch-timer support. MT8127 firmware
 | 
						|
doesn't correctly setup arch-timer frequency and CNTVOFF, add
 | 
						|
properties to workaround this.
 | 
						|
 | 
						|
This also set cpu enable-method to enable SMP.
 | 
						|
 | 
						|
Signed-off-by: Yingjoe Chen <yingjoe.chen@mediatek.com>
 | 
						|
---
 | 
						|
 arch/arm/boot/dts/mt8127.dtsi |   16 ++++++++++++++++
 | 
						|
 1 file changed, 16 insertions(+)
 | 
						|
 | 
						|
--- a/arch/arm/boot/dts/mt8127.dtsi
 | 
						|
+++ b/arch/arm/boot/dts/mt8127.dtsi
 | 
						|
@@ -23,6 +23,7 @@
 | 
						|
 	cpus {
 | 
						|
 		#address-cells = <1>;
 | 
						|
 		#size-cells = <0>;
 | 
						|
+		enable-method = "mediatek,mt81xx-tz-smp";
 | 
						|
 
 | 
						|
 		cpu@0 {
 | 
						|
 			device_type = "cpu";
 | 
						|
@@ -72,6 +73,21 @@
 | 
						|
                 };
 | 
						|
 	};
 | 
						|
 
 | 
						|
+	timer {
 | 
						|
+		compatible = "arm,armv7-timer";
 | 
						|
+		interrupt-parent = <&gic>;
 | 
						|
+		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) |
 | 
						|
+					  IRQ_TYPE_LEVEL_LOW)>,
 | 
						|
+			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) |
 | 
						|
+					  IRQ_TYPE_LEVEL_LOW)>,
 | 
						|
+			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) |
 | 
						|
+					  IRQ_TYPE_LEVEL_LOW)>,
 | 
						|
+			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) |
 | 
						|
+					  IRQ_TYPE_LEVEL_LOW)>;
 | 
						|
+		clock-frequency = <13000000>;
 | 
						|
+		arm,cpu-registers-not-fw-configured;
 | 
						|
+	};
 | 
						|
+
 | 
						|
 	soc {
 | 
						|
 		#address-cells = <2>;
 | 
						|
 		#size-cells = <2>;
 |