mirror of
				git://git.openwrt.org/openwrt/openwrt.git
				synced 2025-11-03 14:34:27 -05:00 
			
		
		
		
	The qca8k patch series brings the numbering to 799. This patch renames 7xx patches to create space for more backports to be added. Signed-off-by: Matthew Hagan <mnhagan88@gmail.com> [rename 729->719] Signed-off-by: Adrian Schmutzler <freifunk@adrianschmutzler.de>
		
			
				
	
	
		
			32 lines
		
	
	
		
			1.3 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
			
		
		
	
	
			32 lines
		
	
	
		
			1.3 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
From 5bf9ff3b9fb5ecb67a1a3517b26db3a00f2a2f11 Mon Sep 17 00:00:00 2001
 | 
						|
From: Ansuel Smith <ansuelsmth@gmail.com>
 | 
						|
Date: Fri, 14 May 2021 23:00:02 +0200
 | 
						|
Subject: [PATCH] net: dsa: qca8k: limit port5 delay to qca8337
 | 
						|
 | 
						|
Limit port5 rx delay to qca8337. This is taken from the legacy QSDK code
 | 
						|
that limits the rx delay on port5 to only this particular switch version,
 | 
						|
on other switch only the tx and rx delay for port0 are needed.
 | 
						|
 | 
						|
Signed-off-by: Ansuel Smith <ansuelsmth@gmail.com>
 | 
						|
Reviewed-by: Andrew Lunn <andrew@lunn.ch>
 | 
						|
Signed-off-by: David S. Miller <davem@davemloft.net>
 | 
						|
---
 | 
						|
 drivers/net/dsa/qca8k.c | 6 ++++--
 | 
						|
 1 file changed, 4 insertions(+), 2 deletions(-)
 | 
						|
 | 
						|
--- a/drivers/net/dsa/qca8k.c
 | 
						|
+++ b/drivers/net/dsa/qca8k.c
 | 
						|
@@ -1003,8 +1003,10 @@ qca8k_phylink_mac_config(struct dsa_swit
 | 
						|
 			    QCA8K_PORT_PAD_RGMII_EN |
 | 
						|
 			    QCA8K_PORT_PAD_RGMII_TX_DELAY(QCA8K_MAX_DELAY) |
 | 
						|
 			    QCA8K_PORT_PAD_RGMII_RX_DELAY(QCA8K_MAX_DELAY));
 | 
						|
-		qca8k_write(priv, QCA8K_REG_PORT5_PAD_CTRL,
 | 
						|
-			    QCA8K_PORT_PAD_RGMII_RX_DELAY_EN);
 | 
						|
+		/* QCA8337 requires to set rgmii rx delay */
 | 
						|
+		if (priv->switch_id == QCA8K_ID_QCA8337)
 | 
						|
+			qca8k_write(priv, QCA8K_REG_PORT5_PAD_CTRL,
 | 
						|
+				    QCA8K_PORT_PAD_RGMII_RX_DELAY_EN);
 | 
						|
 		break;
 | 
						|
 	case PHY_INTERFACE_MODE_SGMII:
 | 
						|
 	case PHY_INTERFACE_MODE_1000BASEX:
 |