mirror of
git://git.openwrt.org/openwrt/openwrt.git
synced 2025-10-30 21:44:27 -04:00
c16517d26d
No changes were done to the patches while coping them. Currently they do not apply on top of kernel 5.4. Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
143 lines
4.5 KiB
Diff
143 lines
4.5 KiB
Diff
From 87ec87c2ad615c1a177cd08ef5fa29fc739f6e50 Mon Sep 17 00:00:00 2001
|
|
From: Hauke Mehrtens <hauke@hauke-m.de>
|
|
Date: Sun, 23 Dec 2018 18:06:53 +0100
|
|
Subject: [PATCH] MIPS: Add CPU option reporting to /proc/cpuinfo
|
|
|
|
Many MIPS CPUs have optional CPU features which are not activates for
|
|
all CPU cores. Print the CPU options which are implemented in the core
|
|
in /proc/cpuinfo. This makes it possible to see what features are
|
|
supported and which are not supported. This should cover all standard
|
|
MIPS extensions, before it only printed information about the main MIPS
|
|
ASEs.
|
|
|
|
Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
|
|
---
|
|
arch/mips/kernel/proc.c | 116 ++++++++++++++++++++++++++++++++++++++++
|
|
1 file changed, 116 insertions(+)
|
|
|
|
--- a/arch/mips/kernel/proc.c
|
|
+++ b/arch/mips/kernel/proc.c
|
|
@@ -134,6 +134,122 @@ static int show_cpuinfo(struct seq_file
|
|
seq_printf(m, "micromips kernel\t: %s\n",
|
|
(read_c0_config3() & MIPS_CONF3_ISA_OE) ? "yes" : "no");
|
|
}
|
|
+
|
|
+ seq_printf(m, "Options implemented\t:");
|
|
+ if (cpu_has_tlb)
|
|
+ seq_printf(m, "%s", " tlb");
|
|
+ if (cpu_has_ftlb)
|
|
+ seq_printf(m, "%s", " ftlb");
|
|
+ if (cpu_has_tlbinv)
|
|
+ seq_printf(m, "%s", " tlbinv");
|
|
+ if (cpu_has_segments)
|
|
+ seq_printf(m, "%s", " segments");
|
|
+ if (cpu_has_rixiex)
|
|
+ seq_printf(m, "%s", " rixiex");
|
|
+ if (cpu_has_ldpte)
|
|
+ seq_printf(m, "%s", " ldpte");
|
|
+ if (cpu_has_maar)
|
|
+ seq_printf(m, "%s", " maar");
|
|
+ if (cpu_has_rw_llb)
|
|
+ seq_printf(m, "%s", " rw_llb");
|
|
+ if (cpu_has_4kex)
|
|
+ seq_printf(m, "%s", " 4kex");
|
|
+ if (cpu_has_3k_cache)
|
|
+ seq_printf(m, "%s", " 3k_cache");
|
|
+ if (cpu_has_4k_cache)
|
|
+ seq_printf(m, "%s", " 4k_cache");
|
|
+ if (cpu_has_6k_cache)
|
|
+ seq_printf(m, "%s", " 6k_cache");
|
|
+ if (cpu_has_8k_cache)
|
|
+ seq_printf(m, "%s", " 8k_cache");
|
|
+ if (cpu_has_tx39_cache)
|
|
+ seq_printf(m, "%s", " tx39_cache");
|
|
+ if (cpu_has_octeon_cache)
|
|
+ seq_printf(m, "%s", " octeon_cache");
|
|
+ if (cpu_has_fpu)
|
|
+ seq_printf(m, "%s", " fpu");
|
|
+ if (cpu_has_32fpr)
|
|
+ seq_printf(m, "%s", " 32fpr");
|
|
+ if (cpu_has_cache_cdex_p)
|
|
+ seq_printf(m, "%s", " cache_cdex_p");
|
|
+ if (cpu_has_cache_cdex_s)
|
|
+ seq_printf(m, "%s", " cache_cdex_s");
|
|
+ if (cpu_has_prefetch)
|
|
+ seq_printf(m, "%s", " prefetch");
|
|
+ if (cpu_has_mcheck)
|
|
+ seq_printf(m, "%s", " mcheck");
|
|
+ if (cpu_has_ejtag)
|
|
+ seq_printf(m, "%s", " ejtag");
|
|
+ if (cpu_has_llsc)
|
|
+ seq_printf(m, "%s", " llsc");
|
|
+ if (cpu_has_bp_ghist)
|
|
+ seq_printf(m, "%s", " bp_ghist");
|
|
+ if (cpu_has_guestctl0ext)
|
|
+ seq_printf(m, "%s", " guestctl0ext");
|
|
+ if (cpu_has_guestctl1)
|
|
+ seq_printf(m, "%s", " guestctl1");
|
|
+ if (cpu_has_guestctl2)
|
|
+ seq_printf(m, "%s", " guestctl2");
|
|
+ if (cpu_has_guestid)
|
|
+ seq_printf(m, "%s", " guestid");
|
|
+ if (cpu_has_drg)
|
|
+ seq_printf(m, "%s", " drg");
|
|
+ if (cpu_has_rixi)
|
|
+ seq_printf(m, "%s", " rixi");
|
|
+ if (cpu_has_lpa)
|
|
+ seq_printf(m, "%s", " lpa");
|
|
+ if (cpu_has_mvh)
|
|
+ seq_printf(m, "%s", " mvh");
|
|
+ if (cpu_has_vtag_icache)
|
|
+ seq_printf(m, "%s", " vtag_icache");
|
|
+ if (cpu_has_dc_aliases)
|
|
+ seq_printf(m, "%s", " dc_aliases");
|
|
+ if (cpu_has_ic_fills_f_dc)
|
|
+ seq_printf(m, "%s", " ic_fills_f_dc");
|
|
+ if (cpu_has_pindexed_dcache)
|
|
+ seq_printf(m, "%s", " pindexed_dcache");
|
|
+ if (cpu_has_userlocal)
|
|
+ seq_printf(m, "%s", " userlocal");
|
|
+ if (cpu_has_nofpuex)
|
|
+ seq_printf(m, "%s", " nofpuex");
|
|
+ if (cpu_has_vint)
|
|
+ seq_printf(m, "%s", " vint");
|
|
+ if (cpu_has_veic)
|
|
+ seq_printf(m, "%s", " veic");
|
|
+ if (cpu_has_inclusive_pcaches)
|
|
+ seq_printf(m, "%s", " inclusive_pcaches");
|
|
+ if (cpu_has_perf_cntr_intr_bit)
|
|
+ seq_printf(m, "%s", " perf_cntr_intr_bit");
|
|
+ if (cpu_has_ufr)
|
|
+ seq_printf(m, "%s", " ufr");
|
|
+ if (cpu_has_fre)
|
|
+ seq_printf(m, "%s", " fre");
|
|
+ if (cpu_has_cdmm)
|
|
+ seq_printf(m, "%s", " cdmm");
|
|
+ if (cpu_has_small_pages)
|
|
+ seq_printf(m, "%s", " small_pages");
|
|
+ if (cpu_has_nan_legacy)
|
|
+ seq_printf(m, "%s", " nan_legacy");
|
|
+ if (cpu_has_nan_2008)
|
|
+ seq_printf(m, "%s", " nan_2008");
|
|
+ if (cpu_has_ebase_wg)
|
|
+ seq_printf(m, "%s", " ebase_wg");
|
|
+ if (cpu_has_badinstr)
|
|
+ seq_printf(m, "%s", " badinstr");
|
|
+ if (cpu_has_badinstrp)
|
|
+ seq_printf(m, "%s", " badinstrp");
|
|
+ if (cpu_has_contextconfig)
|
|
+ seq_printf(m, "%s", " contextconfig");
|
|
+ if (cpu_has_perf)
|
|
+ seq_printf(m, "%s", " perf");
|
|
+ if (cpu_has_shared_ftlb_ram)
|
|
+ seq_printf(m, "%s", " shared_ftlb_ram");
|
|
+ if (cpu_has_shared_ftlb_entries)
|
|
+ seq_printf(m, "%s", " shared_ftlb_entries");
|
|
+ if (cpu_has_mipsmt_pertccounters)
|
|
+ seq_printf(m, "%s", " mipsmt_pertccounters");
|
|
+ seq_printf(m, "\n");
|
|
+
|
|
seq_printf(m, "shadow register sets\t: %d\n",
|
|
cpu_data[n].srsets);
|
|
seq_printf(m, "kscratch registers\t: %d\n",
|