mirror of
				git://git.openwrt.org/openwrt/openwrt.git
				synced 2025-11-03 22:44:27 -05:00 
			
		
		
		
	Rename patches to follow the 3-digit classification from the OpenWrt Developer Guide. https://openwrt.org/docs/guide-developer/build-system/use-patches-with-buildsystem#naming_patches Signed-off-by: Ilya Lipnitskiy <ilya.lipnitskiy@gmail.com>
		
			
				
	
	
		
			86 lines
		
	
	
		
			2.0 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
			
		
		
	
	
			86 lines
		
	
	
		
			2.0 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
From 3d5f4da8296b23eb3abf8b13122b0d06a215e79c Mon Sep 17 00:00:00 2001
 | 
						|
From: Weijie Gao <weijie.gao@mediatek.com>
 | 
						|
Date: Wed, 1 Apr 2020 02:07:59 +0800
 | 
						|
Subject: [PATCH 2/2] dt-bindings: add documentation for mt7621-nand driver
 | 
						|
 | 
						|
This patch adds documentation for MediaTek MT7621 NAND flash controller
 | 
						|
driver.
 | 
						|
 | 
						|
Signed-off-by: Weijie Gao <weijie.gao@mediatek.com>
 | 
						|
---
 | 
						|
 .../bindings/mtd/mediatek,mt7621-nfc.yaml          | 68 ++++++++++++++++++++++
 | 
						|
 1 file changed, 68 insertions(+)
 | 
						|
 create mode 100644 Documentation/devicetree/bindings/mtd/mediatek,mt7621-nfc.yaml
 | 
						|
 | 
						|
--- /dev/null
 | 
						|
+++ b/Documentation/devicetree/bindings/mtd/mediatek,mt7621-nfc.yaml
 | 
						|
@@ -0,0 +1,68 @@
 | 
						|
+# SPDX-License-Identifier: GPL-2.0
 | 
						|
+%YAML 1.2
 | 
						|
+---
 | 
						|
+$id: http://devicetree.org/schemas/mtd/mediatek,mt7621-nfc.yaml#
 | 
						|
+$schema: http://devicetree.org/meta-schemas/core.yaml#
 | 
						|
+
 | 
						|
+title: MediaTek MT7621 SoC NAND Flash Controller (NFC) DT binding
 | 
						|
+
 | 
						|
+maintainers:
 | 
						|
+  - Weijie Gao <weijie.gao@mediatek.com>
 | 
						|
+
 | 
						|
+description: |
 | 
						|
+  This driver uses a single node to describe both NAND Flash controller
 | 
						|
+  interface (NFI) and ECC engine for MT7621 SoC.
 | 
						|
+  MT7621 supports only one chip select.
 | 
						|
+
 | 
						|
+properties:
 | 
						|
+  "#address-cells": false
 | 
						|
+  "#size-cells": false
 | 
						|
+
 | 
						|
+  compatible:
 | 
						|
+    enum:
 | 
						|
+      - mediatek,mt7621-nfc
 | 
						|
+
 | 
						|
+  reg:
 | 
						|
+    items:
 | 
						|
+      - description: Register base of NFI core
 | 
						|
+      - description: Register base of ECC engine
 | 
						|
+
 | 
						|
+  reg-names:
 | 
						|
+    items:
 | 
						|
+      - const: nfi
 | 
						|
+      - const: ecc
 | 
						|
+
 | 
						|
+  clocks:
 | 
						|
+    items:
 | 
						|
+      - description: Source clock for NFI core, fixed 125MHz
 | 
						|
+
 | 
						|
+  clock-names:
 | 
						|
+    items:
 | 
						|
+      - const: nfi_clk
 | 
						|
+
 | 
						|
+required:
 | 
						|
+  - compatible
 | 
						|
+  - reg
 | 
						|
+  - reg-names
 | 
						|
+  - clocks
 | 
						|
+  - clock-names
 | 
						|
+
 | 
						|
+examples:
 | 
						|
+  - |
 | 
						|
+    nficlock: nficlock {
 | 
						|
+    	#clock-cells = <0>;
 | 
						|
+    	compatible = "fixed-clock";
 | 
						|
+
 | 
						|
+    	clock-frequency = <125000000>;
 | 
						|
+    };
 | 
						|
+
 | 
						|
+    nand@1e003000 {
 | 
						|
+    	compatible = "mediatek,mt7621-nfc";
 | 
						|
+
 | 
						|
+    	reg = <0x1e003000 0x800
 | 
						|
+    	       0x1e003800 0x800>;
 | 
						|
+    	reg-names = "nfi", "ecc";
 | 
						|
+
 | 
						|
+    	clocks = <&nficlock>;
 | 
						|
+    	clock-names = "nfi_clk";
 | 
						|
+    };
 |