mirror of
git://git.openwrt.org/openwrt/openwrt.git
synced 2025-11-04 06:54:27 -05:00
25e870eed6
sizeof(array_from_function_definition) gives back the size of the pointer. sizeof(type) * array_size should be used in memset. Signed-off-by: David Völgyes <david.volgyes@gmail.com> Patchwork: http://patchwork.openwrt.org/patch/4950/ Signed-off-by: Gabor Juhos <juhosg@openwrt.org> SVN-Revision: 39890
142 lines
3.1 KiB
C
142 lines
3.1 KiB
C
/*
|
|
* Atheros AR934X SoCs built-in NAND flash controller support
|
|
*
|
|
* Copyright (C) 2011-2012 Gabor Juhos <juhosg@openwrt.org>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License version 2 as published
|
|
* by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/init.h>
|
|
#include <linux/irq.h>
|
|
#include <linux/dma-mapping.h>
|
|
#include <linux/etherdevice.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/platform/ar934x_nfc.h>
|
|
|
|
#include <asm/mach-ath79/ath79.h>
|
|
#include <asm/mach-ath79/ar71xx_regs.h>
|
|
|
|
#include "dev-nfc.h"
|
|
|
|
static struct resource ath79_nfc_resources[2];
|
|
static u64 ar934x_nfc_dmamask = DMA_BIT_MASK(32);
|
|
static struct ar934x_nfc_platform_data ath79_nfc_data;
|
|
|
|
static struct platform_device ath79_nfc_device = {
|
|
.name = AR934X_NFC_DRIVER_NAME,
|
|
.id = -1,
|
|
.resource = ath79_nfc_resources,
|
|
.num_resources = ARRAY_SIZE(ath79_nfc_resources),
|
|
.dev = {
|
|
.dma_mask = &ar934x_nfc_dmamask,
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
.platform_data = &ath79_nfc_data,
|
|
},
|
|
};
|
|
|
|
static void __init ath79_nfc_init_resource(struct resource res[2],
|
|
unsigned long base,
|
|
unsigned long size,
|
|
int irq)
|
|
{
|
|
memset(res, 0, sizeof(struct resource) * 2);
|
|
|
|
res[0].flags = IORESOURCE_MEM;
|
|
res[0].start = base;
|
|
res[0].end = base + size - 1;
|
|
|
|
res[1].flags = IORESOURCE_IRQ;
|
|
res[1].start = irq;
|
|
res[1].end = irq;
|
|
}
|
|
|
|
static void ar934x_nfc_hw_reset(bool active)
|
|
{
|
|
if (active) {
|
|
ath79_device_reset_set(AR934X_RESET_NANDF);
|
|
udelay(100);
|
|
|
|
ath79_device_reset_set(AR934X_RESET_ETH_SWITCH_ANALOG);
|
|
udelay(250);
|
|
} else {
|
|
ath79_device_reset_clear(AR934X_RESET_ETH_SWITCH_ANALOG);
|
|
udelay(250);
|
|
|
|
ath79_device_reset_clear(AR934X_RESET_NANDF);
|
|
udelay(100);
|
|
}
|
|
}
|
|
|
|
static void ar934x_nfc_setup(void)
|
|
{
|
|
ath79_nfc_data.hw_reset = ar934x_nfc_hw_reset;
|
|
|
|
ath79_nfc_init_resource(ath79_nfc_resources,
|
|
AR934X_NFC_BASE, AR934X_NFC_SIZE,
|
|
ATH79_MISC_IRQ(21));
|
|
|
|
platform_device_register(&ath79_nfc_device);
|
|
}
|
|
|
|
static void qca955x_nfc_hw_reset(bool active)
|
|
{
|
|
if (active) {
|
|
ath79_device_reset_set(QCA955X_RESET_NANDF);
|
|
udelay(250);
|
|
} else {
|
|
ath79_device_reset_clear(QCA955X_RESET_NANDF);
|
|
udelay(100);
|
|
}
|
|
}
|
|
|
|
static void qca955x_nfc_setup(void)
|
|
{
|
|
ath79_nfc_data.hw_reset = qca955x_nfc_hw_reset;
|
|
|
|
ath79_nfc_init_resource(ath79_nfc_resources,
|
|
QCA955X_NFC_BASE, QCA955X_NFC_SIZE,
|
|
ATH79_MISC_IRQ(21));
|
|
|
|
platform_device_register(&ath79_nfc_device);
|
|
}
|
|
|
|
void __init ath79_nfc_set_select_chip(void (*f)(int chip_no))
|
|
{
|
|
ath79_nfc_data.select_chip = f;
|
|
}
|
|
|
|
void __init ath79_nfc_set_scan_fixup(int (*f)(struct mtd_info *mtd))
|
|
{
|
|
ath79_nfc_data.scan_fixup = f;
|
|
}
|
|
|
|
void __init ath79_nfc_set_swap_dma(bool enable)
|
|
{
|
|
ath79_nfc_data.swap_dma = enable;
|
|
}
|
|
|
|
void __init ath79_nfc_set_ecc_mode(enum ar934x_nfc_ecc_mode mode)
|
|
{
|
|
ath79_nfc_data.ecc_mode = mode;
|
|
}
|
|
|
|
void __init ath79_nfc_set_parts(struct mtd_partition *parts, int nr_parts)
|
|
{
|
|
ath79_nfc_data.parts = parts;
|
|
ath79_nfc_data.nr_parts = nr_parts;
|
|
}
|
|
|
|
void __init ath79_register_nfc(void)
|
|
{
|
|
if (soc_is_ar934x())
|
|
ar934x_nfc_setup();
|
|
else if (soc_is_qca955x())
|
|
qca955x_nfc_setup();
|
|
else
|
|
BUG();
|
|
}
|