mirror of
				git://git.openwrt.org/openwrt/openwrt.git
				synced 2025-10-31 14:04:26 -04:00 
			
		
		
		
	This target adds support for the StarFive JH7100 and JH7110 SoCs, based on 6.1, as well as a couple boards equipped with these. Specifications: SoCs: JH7100: - StarFive JH7100 dual-core RISC-V (U74, RC64GC) - additional monitoring (S7) and control (E24) cores - 2Mb L2 cache JH7110: - StarFive JH7110 quad-core RISC-V (U74, RV64GC) - additional monitoring (S7) and control (E24) cores - 2Mb L2 cache Boards: VisionFive1: - JH7100 @ 1GHz - Memory: 8Gb LPDDR4 - 4x USB3.0 - 1x GBit ethernet - AMPak 6236 wifi / bluetooth - audio - powered via USB-C VisionFive2: - JH7110 @ 1.5GHz - Memory: 2/4/8Gb DDR4 - 2x Gbit ethernet - 2x USB3.0 / 2x USB2.0 - eMMC / SDIO - various multimedia input/outputs (MIPI CSI, HDMI, audio) - M.2 key M slot - PoE support - powered via USB-C Installation: Standard SD-card installation via dd-ing the generated image to an SD-card of at least 256Mb. Signed-off-by: Zoltan HERPAI <wigyori@uid0.hu>
		
			
				
	
	
		
			31 lines
		
	
	
		
			1.1 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
			
		
		
	
	
			31 lines
		
	
	
		
			1.1 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
| From 3b83b32e16fa431c76a5da1ac59c268ca2fecbb5 Mon Sep 17 00:00:00 2001
 | |
| From: Cristian Ciocaltea <cristian.ciocaltea@collabora.com>
 | |
| Date: Sat, 11 Feb 2023 05:18:11 +0200
 | |
| Subject: [PATCH 1017/1024] dt-bindings: riscv: sifive-ccache: Add
 | |
|  'uncached-offset' property
 | |
| 
 | |
| Add the 'uncached-offset' property to be used for specifying the
 | |
| uncached memory offset required for handling non-coherent DMA
 | |
| transactions.
 | |
| 
 | |
| Signed-off-by: Cristian Ciocaltea <cristian.ciocaltea@collabora.com>
 | |
| Link: https://lore.kernel.org/r/20230211031821.976408-3-cristian.ciocaltea@collabora.com
 | |
| ---
 | |
|  Documentation/devicetree/bindings/riscv/sifive,ccache0.yaml | 5 +++++
 | |
|  1 file changed, 5 insertions(+)
 | |
| 
 | |
| --- a/Documentation/devicetree/bindings/riscv/sifive,ccache0.yaml
 | |
| +++ b/Documentation/devicetree/bindings/riscv/sifive,ccache0.yaml
 | |
| @@ -70,6 +70,11 @@ properties:
 | |
|  
 | |
|    next-level-cache: true
 | |
|  
 | |
| +  uncached-offset:
 | |
| +    $ref: /schemas/types.yaml#/definitions/uint64
 | |
| +    description: |
 | |
| +      Uncached memory offset for handling non-coherent DMA transactions.
 | |
| +
 | |
|    memory-region:
 | |
|      maxItems: 1
 | |
|      description: |
 |