mirror of
git://git.openwrt.org/openwrt/openwrt.git
synced 2025-12-06 04:34:00 -05:00
766570d60b
This is an automatically generated commit which aids following Kernel patch history, as git will see the move and copy as a rename thus defeating the purpose. For the original discussion see: https://lists.openwrt.org/pipermail/openwrt-devel/2023-October/041673.html Signed-off-by: Zoltan HERPAI <wigyori@uid0.hu>
35 lines
1.0 KiB
Diff
35 lines
1.0 KiB
Diff
From d73f2176958e405e55c4e782c6d0f888e20080e5 Mon Sep 17 00:00:00 2001
|
|
From: Samuel Holland <samuel@sholland.org>
|
|
Date: Wed, 17 Aug 2022 02:08:58 -0500
|
|
Subject: [PATCH 041/117] riscv: dts: allwinner: d1: Add DMIC node
|
|
|
|
Signed-off-by: Samuel Holland <samuel@sholland.org>
|
|
---
|
|
arch/riscv/boot/dts/allwinner/sun20i-d1.dtsi | 15 +++++++++++++++
|
|
1 file changed, 15 insertions(+)
|
|
|
|
--- a/arch/riscv/boot/dts/allwinner/sun20i-d1.dtsi
|
|
+++ b/arch/riscv/boot/dts/allwinner/sun20i-d1.dtsi
|
|
@@ -208,6 +208,21 @@
|
|
};
|
|
};
|
|
|
|
+ dmic: dmic@2031000 {
|
|
+ compatible = "allwinner,sun20i-d1-dmic",
|
|
+ "allwinner,sun50i-h6-dmic";
|
|
+ reg = <0x2031000 0x400>;
|
|
+ interrupts = <40 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ clocks = <&ccu CLK_BUS_DMIC>,
|
|
+ <&ccu CLK_DMIC>;
|
|
+ clock-names = "bus", "mod";
|
|
+ resets = <&ccu RST_BUS_DMIC>;
|
|
+ dmas = <&dma 8>;
|
|
+ dma-names = "rx";
|
|
+ status = "disabled";
|
|
+ #sound-dai-cells = <0>;
|
|
+ };
|
|
+
|
|
i2s0: i2s@2032000 {
|
|
compatible = "allwinner,sun20i-d1-i2s",
|
|
"allwinner,sun50i-r329-i2s";
|