mirror of
				git://git.openwrt.org/openwrt/openwrt.git
				synced 2025-11-03 22:44:27 -05:00 
			
		
		
		
	Removed upstreamed: uml/patches-5.15/001-um-fix-default-console-kernel-parameter.patch[1] All other patches automatically rebased Build system: x86_64 Build-tested: bcm2711/RPi4B, mt7622/RT3200 Run-tested: bcm2711/RPi4B, mt7622/RT3200 1. https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/commit/?h=v5.15.71&id=e1dbe8a62098b20f5093cf75ade2f2dc9259b006 Signed-off-by: John Audia <therealgraysky@proton.me> Compile-tested: mvebu/cortexa72 (RB5009UG+S+IN) Run-tested: mvebu/cortexa72 (RB5009UG+S+IN)
		
			
				
	
	
		
			35 lines
		
	
	
		
			1.2 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
			
		
		
	
	
			35 lines
		
	
	
		
			1.2 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
From 5f008cb22f60da4e10375f22266c1a4e20b1252e Mon Sep 17 00:00:00 2001
 | 
						|
From: Alex Marginean <alexandru.marginean@nxp.com>
 | 
						|
Date: Fri, 20 Sep 2019 18:22:52 +0300
 | 
						|
Subject: [PATCH] drivers: net: phy: aquantia: fix system side protocol
 | 
						|
 misconfiguration
 | 
						|
 | 
						|
Do not set up protocols for speeds that are not supported by FW.  Enabling
 | 
						|
these protocols leads to link issues on system side.
 | 
						|
 | 
						|
Signed-off-by: Alex Marginean <alexandru.marginean@nxp.com>
 | 
						|
---
 | 
						|
 drivers/net/phy/aquantia_main.c | 8 +++++++-
 | 
						|
 1 file changed, 7 insertions(+), 1 deletion(-)
 | 
						|
 | 
						|
--- a/drivers/net/phy/aquantia_main.c
 | 
						|
+++ b/drivers/net/phy/aquantia_main.c
 | 
						|
@@ -324,10 +324,16 @@ static int aqr_config_aneg_set_prot(stru
 | 
						|
 	phy_write_mmd(phydev, MDIO_MMD_VEND1, AQUANTIA_VND1_GSTART_RATE,
 | 
						|
 		      aquantia_syscfg[if_type].start_rate);
 | 
						|
 
 | 
						|
-	for (i = 0; i <= aquantia_syscfg[if_type].cnt; i++)
 | 
						|
+	for (i = 0; i <= aquantia_syscfg[if_type].cnt; i++) {
 | 
						|
+		u16 reg = phy_read_mmd(phydev, MDIO_MMD_VEND1,
 | 
						|
+				       AQUANTIA_VND1_GSYSCFG_BASE + i);
 | 
						|
+		if (!reg)
 | 
						|
+			continue;
 | 
						|
+
 | 
						|
 		phy_write_mmd(phydev, MDIO_MMD_VEND1,
 | 
						|
 			      AQUANTIA_VND1_GSYSCFG_BASE + i,
 | 
						|
 			      aquantia_syscfg[if_type].syscfg);
 | 
						|
+	}
 | 
						|
 
 | 
						|
 	/* wake PHY back up */
 | 
						|
 	phy_write_mmd(phydev, MDIO_MMD_VEND1, AQUANTIA_VND1_GLOBAL_SC, 0);
 |