mirror of
				git://git.openwrt.org/openwrt/openwrt.git
				synced 2025-11-04 06:54:27 -05:00 
			
		
		
		
	New stm32 target introduces support for stm32mp1 based devices. For now it includes an initial support of the STM32MP135F-DK device. The specifications bellow only list supported features. Specifications -------------- SOC: STM32MP135FAF7 RAM: 512 MiB Storage: SD Card Ethernet: 2x 100 Mbps Wireless: 2.4GHz Cypress CYW43455 (802.11b/g/n) LEDs: Heartbeat (Blue) Buttons: 1x Reset, 1x User (USER2) USB: 4x 2.0 Type-A Signed-off-by: Thomas Richard <thomas.richard@bootlin.com> Link: https://github.com/openwrt/openwrt/pull/16716 Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
		
			
				
	
	
		
			54 lines
		
	
	
		
			1.3 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
			
		
		
	
	
			54 lines
		
	
	
		
			1.3 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
From 63c84f846ec5b794a6c90a1c5813cdb0ae75daf6 Mon Sep 17 00:00:00 2001
 | 
						|
From: Thomas Richard <thomas.richard@bootlin.com>
 | 
						|
Date: Thu, 26 Sep 2024 16:48:52 +0200
 | 
						|
Subject: [PATCH] ARM: dts: stm32: add ethernet2 for STM32MP135F-DK board
 | 
						|
 | 
						|
This patch is based on the stm32mp135f-dk devicetree from 6.6 ST kernel.
 | 
						|
 | 
						|
Signed-off-by: Thomas Richard <thomas.richard@bootlin.com>
 | 
						|
---
 | 
						|
 arch/arm/boot/dts/st/stm32mp135f-dk.dts | 25 +++++++++++++++++++++++++
 | 
						|
 1 file changed, 25 insertions(+)
 | 
						|
 | 
						|
--- a/arch/arm/boot/dts/st/stm32mp135f-dk.dts
 | 
						|
+++ b/arch/arm/boot/dts/st/stm32mp135f-dk.dts
 | 
						|
@@ -20,6 +20,7 @@
 | 
						|
 
 | 
						|
 	aliases {
 | 
						|
 		ethernet0 = ðernet1;
 | 
						|
+		ethernet1 = ðernet2;
 | 
						|
 		serial0 = &uart4;
 | 
						|
 		serial1 = &usart1;
 | 
						|
 		serial2 = &uart8;
 | 
						|
@@ -129,6 +130,30 @@
 | 
						|
 	};
 | 
						|
 };
 | 
						|
 
 | 
						|
+ðernet2 {
 | 
						|
+	status = "okay";
 | 
						|
+	pinctrl-0 = <ð2_rmii_pins_a>;
 | 
						|
+	pinctrl-1 = <ð2_rmii_sleep_pins_a>;
 | 
						|
+	pinctrl-names = "default", "sleep";
 | 
						|
+	phy-mode = "rmii";
 | 
						|
+	phy-handle = <&phy0_eth2>;
 | 
						|
+	st,ext-phyclk;
 | 
						|
+	phy-supply = <&scmi_v3v3_sw>;
 | 
						|
+
 | 
						|
+	mdio1 {
 | 
						|
+		#address-cells = <1>;
 | 
						|
+		#size-cells = <0>;
 | 
						|
+		compatible = "snps,dwmac-mdio";
 | 
						|
+		phy0_eth2: ethernet-phy@0 {
 | 
						|
+			compatible = "ethernet-phy-id0007.c131";
 | 
						|
+			reset-gpios = <&mcp23017 10 GPIO_ACTIVE_LOW>;
 | 
						|
+			reg = <0>;
 | 
						|
+		};
 | 
						|
+	};
 | 
						|
+};
 | 
						|
+
 | 
						|
+
 | 
						|
+
 | 
						|
 &i2c1 {
 | 
						|
 	pinctrl-names = "default", "sleep";
 | 
						|
 	pinctrl-0 = <&i2c1_pins_a>;
 |