mirror of
				git://git.openwrt.org/openwrt/openwrt.git
				synced 2025-11-04 06:54:27 -05:00 
			
		
		
		
	Signed-off-by: John Crispin <john@phrozen.org> Signed-off-by: Felix Fietkau <nbd@nbd.name>
		
			
				
	
	
		
			78 lines
		
	
	
		
			1.8 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
			
		
		
	
	
			78 lines
		
	
	
		
			1.8 KiB
		
	
	
	
		
			Diff
		
	
	
	
	
	
From 18c3b42575a154343831aec0637aab00e19440e1 Mon Sep 17 00:00:00 2001
 | 
						|
From: Matthew McClintock <mmcclint@codeaurora.org>
 | 
						|
Date: Thu, 17 Mar 2016 15:01:09 -0500
 | 
						|
Subject: [PATCH 17/69] qcom: ipq4019: add cpu operating points for cpufreq
 | 
						|
 support
 | 
						|
 | 
						|
This adds some operating points for cpu frequeny scaling
 | 
						|
 | 
						|
Signed-off-by: Matthew McClintock <mmcclint@codeaurora.org>
 | 
						|
---
 | 
						|
 arch/arm/boot/dts/qcom-ipq4019.dtsi | 34 ++++++++++++++++++++++++++--------
 | 
						|
 1 file changed, 26 insertions(+), 8 deletions(-)
 | 
						|
 | 
						|
--- a/arch/arm/boot/dts/qcom-ipq4019.dtsi
 | 
						|
+++ b/arch/arm/boot/dts/qcom-ipq4019.dtsi
 | 
						|
@@ -40,14 +40,7 @@
 | 
						|
 			reg = <0x0>;
 | 
						|
 			clocks = <&gcc GCC_APPS_CLK_SRC>;
 | 
						|
 			clock-frequency = <0>;
 | 
						|
-			operating-points = <
 | 
						|
-				/* kHz	uV (fixed) */
 | 
						|
-				48000	1100000
 | 
						|
-				200000	1100000
 | 
						|
-				500000	1100000
 | 
						|
-				666000	1100000
 | 
						|
-			>;
 | 
						|
-			clock-latency = <256000>;
 | 
						|
+			operating-points-v2 = <&cpu0_opp_table>;
 | 
						|
 		};
 | 
						|
 
 | 
						|
 		cpu@1 {
 | 
						|
@@ -59,6 +52,7 @@
 | 
						|
 			reg = <0x1>;
 | 
						|
 			clocks = <&gcc GCC_APPS_CLK_SRC>;
 | 
						|
 			clock-frequency = <0>;
 | 
						|
+			operating-points-v2 = <&cpu0_opp_table>;
 | 
						|
 		};
 | 
						|
 
 | 
						|
 		cpu@2 {
 | 
						|
@@ -70,6 +64,7 @@
 | 
						|
 			reg = <0x2>;
 | 
						|
 			clocks = <&gcc GCC_APPS_CLK_SRC>;
 | 
						|
 			clock-frequency = <0>;
 | 
						|
+			operating-points-v2 = <&cpu0_opp_table>;
 | 
						|
 		};
 | 
						|
 
 | 
						|
 		cpu@3 {
 | 
						|
@@ -81,6 +76,29 @@
 | 
						|
 			reg = <0x3>;
 | 
						|
 			clocks = <&gcc GCC_APPS_CLK_SRC>;
 | 
						|
 			clock-frequency = <0>;
 | 
						|
+			operating-points-v2 = <&cpu0_opp_table>;
 | 
						|
+		};
 | 
						|
+	};
 | 
						|
+
 | 
						|
+	cpu0_opp_table: opp_table0 {
 | 
						|
+		compatible = "operating-points-v2";
 | 
						|
+		opp-shared;
 | 
						|
+
 | 
						|
+		opp@48000000 {
 | 
						|
+			opp-hz = /bits/ 64 <48000000>;
 | 
						|
+			clock-latency-ns = <256000>;
 | 
						|
+		};
 | 
						|
+		opp@200000000 {
 | 
						|
+			opp-hz = /bits/ 64 <200000000>;
 | 
						|
+			clock-latency-ns = <256000>;
 | 
						|
+		};
 | 
						|
+		opp@500000000 {
 | 
						|
+			opp-hz = /bits/ 64 <500000000>;
 | 
						|
+			clock-latency-ns = <256000>;
 | 
						|
+		};
 | 
						|
+		opp@666000000 {
 | 
						|
+			opp-hz = /bits/ 64 <666000000>;
 | 
						|
+			clock-latency-ns = <256000>;
 | 
						|
 		};
 | 
						|
 	};
 | 
						|
 
 |