mirror of
git://git.openwrt.org/openwrt/openwrt.git
synced 2025-12-12 07:32:10 -05:00
When starting/stopping DMA sometimes the FIFO state gets corrupted, leading to wildly fluctuating latencies or packet data corruption. Fix this by issuing a fast MAC reset as soon as the link is detected as up. Fixes #9689, #9405 SVN-Revision: 27896 |
||
|---|---|---|
| .. | ||
| gpio | ||
| leds | ||
| mtd | ||
| net | ||
| spi | ||
| tty/serial | ||
| usb/host | ||
| watchdog | ||